The effects of different thermal processing on the characteristics of zinc oxide (ZnO) thin-film transistors (TFTs) with either gas-permeable or sealed gate-stack were studied and compared. The characteristics of a TFT heat-treated in a nonoxidizing ambience or under a sealed configuration degraded with increasing annealing temperature, though the former offered a comparatively wider process margin. On the other hand, the oxidization of the channel region of a TFT allowed by a gaspermeable gate-stack resulted in significant improvement in the transistor characteristics, e.g., eliminating the hysteresis and increasing the field-effect mobility to a relatively high value of 55 cm 2 /Vs. The difference in behavior is attributed to the annealing-dependent generation and annihilation of defects in ZnO under different coverage configurations, and suggests a general guideline on the thermal processing of ZnO TFTs.
I. INTRODUCTION

W
ITH their relatively low process temperature, high field-effect mobility, low leakage current and high transparency, thin-film transistors (TFTs) based on zinc oxide (ZnO) and its variants are being investigated as promising alternatives to low-temperature polycrystalline silicon TFTs for the construction of the next-generation flat-panel displays [1] .
The characteristics of a TFT are known to depend on the thermal processes to which a TFT is subjected during its fabrication [2] , [3] . This is particularly true for a TFT based on a metal-oxide semiconductor, since its properties have been shown [4] to sensitively depend on the permeability of the cover layer during a heat-treatment. In practice, the channel region of a TFT is covered by one or a combination of a gatestack [3] , [5] or a passivation layer [6] . Presently reported are the results of a comparative study on the effects of the interplay between the permeability of the coverage configuration and the annealing conditions on the characteristics of a ZnO TFT. The observed difference is correlated with the annihilation and generation of donor-like and grain-boundary defects in the channel region of the TFT.
II. ANNEALING EFFECTS ON THE TRANSISTOR CHARACTERISTICS
The schematic cross-sections of a ZnO TFT with phosphorus-doped source and drain (S/D) regions [4] are shown in Figure 1 . 100 nm thick ZnO was room-temperature sputtered on a Corning Inc. Eagle-2000 glass in a 13.56 MHz radio frequency magnetron sputtering machine with an ambience of 10% oxygen (O 2 ) and 90% argon (Ar). The 100nm thick gate dielectric, made of gas-permeable silicon oxide (SiO x ), was deposited at 300°C in a plasma-enhanced chemical vapor deposition (PECVD) reactor. The 200 nm thick gate electrode, made of either gas-permeable indiumtin oxide (ITO) or gas-impermeable titanium (Ti), was roomtemperature sputtered and patterned using a lift-off process. The resulting structures were then annealed in nitrogen (N 2 ) or O 2 (Fig. 1a) . With the gate electrode as a mask, the self-aligned doping of the S/D regions was achieved using phosphorus ion implantation (Fig. 1b) . Without any further heat-treatment, a reasonably low resistivity of ∼10 m · cm was obtained in the S/D regions after the SiO x in those regions were removed using a plasma etch chemistry based on sulfur hexafluoride.
The drain current (I d ) versus the gate voltage (V g ) transfer characteristics of the TFTs were measured at a drain voltage 0741-3106 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Anti-clockwise hysteresis is clearly visible. The linearly extrapolated threshold voltage (V th ) was extracted and the difference ( V th ) obtained after a cyclic sweep is used to parameterize the hysteresis (Fig. 2c) . Severe hysteresis was exhibited by an un-annealed TFT, with a V th ∼ −4V. | V th | stayed relatively unchanged for an annealing temperature below 400°C, but decreased significantly upon reaching 400°C. Beyond this temperature, the temperature-dependence of the | V th | diverged, with the hysteresis eliminated for a TFT annealed in O 2 , but increased again for one annealed in N 2 .
The initial hysteresis in ZnO TFT has been attributed to the presence of H-or OH-induced electric dipoles [7] , [8] located near the channel/gate dielectric interface [7] . Such species are also known to passivate interface states and supply carriers [9] , resulting in an increase in the on-current. Upon annealing at a moderate temperature of 400°C, the species were driven out of the TFT [10] , leading to reduced hysteresis and oncurrent. For annealing beyond 400°C in O 2 , the hysteresis was completely eliminated for a TFT with a gas-permeable gate-stack. However, for annealing beyond 400°C in N 2 , the generation of defects in the ZnO channel [4] replenished the depleted dipoles -resulting in a subsequent increase in | V th |.
The dependence of the leakage current in the off-state (I off ), defined as the lowest I d in the transfer characteristics, on the annealing temperature is displayed in Figure 2d . For a TFT annealed in N 2 , a steep rise in the I off was observed beyond a transition temperature (T tr_I off ) of 450°C, as has been reported [4] previously. On the other hand, a low I off was consistently maintained for a TFT annealed in O 2 , even up to a high temperature of 600°C. The ambience-dependence of I off is consistent with that of the resistivity (ρ) of ZnO capped with a gas-permeable SiO x cover (Sample O) and subjected to 20-minute isochronal anneals in N 2 or O 2 . The ρ was observed to change with the cyclic change of the ambience (Fig. 3a) and has been attributed to the respective generation or annihilation of donor-like defects [4] when annealed in N 2 or O 2 . The temperature-dependence of ρ after 20-minute isochronal anneals in N 2 is shown in Figure 3b , exhibiting a transition to a low ρ at a characteristic temperature T tr_ρ . The attribution of the change in I off to the change in the residual ρ of the channel is consistent with the observation of T tr_Ioff ∼ T tr_ρ .
The dependence of the field-effect mobility (μ FE ), extracted from the maximum of ∂ I 0.5 d /∂ V g , on the annealing temperature is also displayed in Figure 2d . For a TFT annealed in N 2 , the μ FE initially decreased as the temperature was raised beyond 350°C and approached T tr_Ioff -reflecting an increased hindrance against carrier transport. For a polycrystalline thin film, this most plausibly derived from an increase in the height of the grain-boundary potential barriers which was in turn induced by the generation of grain boundary traps [11] . Beyond T tr_Ioff , the μ FE increased with temperature. This behavior could be attributed to the generation of donor-like defects that resulted in an increase in the population of carriers energetic enough to overcome the barriers [12] . For a TFT annealed in O 2 , the μ FE increased rather than decreased with increasing heat-treatment temperature, eventually saturating at a relatively high value of 55 cm 2 /Vs. This is consistent with the annihilation of defects [4] , including those in the grain boundaries, in the channel of a TFT with a gas-permeable gate-stack. The population of defects in ZnO has been studied [4] using photoluminescence (PL) and is found to be consistent with the different PL spectral intensities of Sample O (Fig. 3c) , subjected to heat-treatment in N 2 and O 2 .
When ZnO was sealed with a gas-impermeable SiO x /Ti double-layer (Sample OT), the exchange of the oxygencontaining species between the channel and the ambience was prohibited. Consequently, defect-annihilation did not occur even when annealed in an O 2 ambience and the ρ of Sample OT decreased to the same low value (Fig. 3a) , independent of the annealing ambience. With the ITO replaced by Ti in a TFT, the gate-stack also became gas-impermeable. The temperaturedependence of the characteristics of the resulting TFT is expected to be similar to that of a TFT with a gas-permeable gate-stack annealed in N 2 , due to the defect generation [4] . This is indeed verified with the data presented in Figure 4 , albeit with a lower T tr_Ioff that is consistent with the lower T tr_ρ of Sample OT shown in Figure 3b .
III. CONCLUSION
The characteristics of a top-gated ZnO thin-film transistor are found to depend sensitively on the interplay between the gas-permeability of the gate-stack and the conditions of the last heat-treatment: those of a TFT subjected to an oxygendeficient heat-treatment, either in a non-oxidizing ambience or under a sealed configuration, degraded when the temperature exceeded a certain transition temperature; Negligible hysteresis, higher field-effect mobility and lower leakage current would be obtained if the TFT were heat-treated in an oxidizing ambience, thus requiring a gas-permeable cover if the channel region was no longer exposed. Such difference in behavior is attributed to the generation and annihilation of defects in the channel region of a TFT.
